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Abstract— Silicon Carbide (SiC) power semiconductor devices 
achieve low switching losses with fast switching operation and 
miniaturized power conversion circuit. SiC power module for 
high voltage and large current is subject to large di/dt and dv/dt 
in switching transient. Large di/dt induces surge voltage and 
ringing oscillation by interacting with circuit parasitic inductance 
and capacitance. These are fatal factors for electromagnetic 
interference (EMI) of the circuit. This report studies modeling of 
parasitic inductance in SiC power module based on three-
dimensional (3-D) electromagnetic analysis to realize low EMI 
design for power conversion circuit. The developed Partial 
Equivalent Element Circuit (PEEC) model of SiC power module 
is applied to circuit analysis. The simulated time response of 
voltage/current in switching operation and frequency spectrum of 
the conducted EMI for the tested converter agree with the 
measurement result well.  
Keywords—SiC Poewer Module, PEEC method, parasitic 
inductance, conducted EMI 
 
I. INTRODUCTION  
 Silicon Carbide (SiC) power semiconductor devices enable 
fast switching operation of high voltage and large current. Fast 
switching leads low switching losses and miniaturization of 
passive components in a high-power converter [1], [2]. SiC 
power module with parallel connected MOSFET realizes large 
current operation. However, large di/dt induces surge voltage by 
interacting with the circuit parasitic inductance. Resonant 
current also flows the circuit parasitic inductance and output 
capacitance (Coss)  of SiC MOSFET or DC-link capacitor in 
switching operations. This leads to ringing oscillation voltage 
and current in switching transient response of SiC MOSFET. As 
a result, electromagnetic interference (EMI) issues become more 
difficult.   
 There has been increasing interest in predicting and 
suppressing EMI of SiC-based power conversion circuit to 
suffice the electromagnetic compatibility (EMC) regulations 
(e.g., CISPR and FCC).  Many papers and technical reports 
mention that it is important to identify parasitic inductance 
around the power devices in the circuit [3-6]. The authors have 
evaluated parasitic inductance of interconnect wiring and 
visualized high-frequency noise current distribution in 2-D 
structure SiC half-bridge power module [7]. 
 Most of the wiring layouts of power module have a 2-D 
structure on direct bonded copper (DBC) substrate.  We study 
effective parasitic inductance in  power module which have  3-
D wiring structure. Partial equivalent element circuit (PEEC) 
method is known to be useful as a means to identify parasitic 
parameter or mutual electromagnetic (EM) coupling such as 
PCB wiring and EMI filter components [8-10]. The PEEC 
method is suitable for circuit analysis and it allows to analyze in 
both time-domain and frequency-domain. In Section II, we 
modeled electrical characteristics of SiC power module with 3-
D wiring structure by PEEC method. The developed PEEC 
model is validated by comparing the measured results and 
electromagnetic analysis results based on Finite Element 
Method (FEM). In Section III, the developed PEEC model is 
applied to the circuit analysis. The tested circuit is DC-DC buck 
converter using SiC power module. The transient response of the 
power module in switching operation is obtained by the circuit 
analysis, and it is compared with the measured time response. In 
Section IV, frequency spectrum of the conducted EMI is 
obtained by the circuit analysis, and they are compared with 
measurement to validate the studied model.  
 
II. THE DEVELOPED SIC POWER MODULE WITH 3-D WIRING 
STRUCTURE  AND  EMBEDDED DC-LINK CAPACITOR 
A. Circuit topology and static characteristic of the developed 
SiC power module 
 Fig. 1 shows (a) internal wiring structure, (b) cross-sectional 
structure, and (c) circuit diagram of SiC half-bridge power 
module. One arm in the power module has paralleled four 1200 
V-40 mΩ SiC MOSFET dies on DBC substrate. The wiring 
inductance in the studied power module can be reduced by 
utilizing the magnetic flux cancellation as explained in Fig.1(b) .  
 
  
a)  Internal wiring layout 
 
  
b)  Cross-sectional structure 
 
  
c) Circuit diagram 
 
Fig. 1.  The tested SiC half-bridge power module 
 
 Fig. 2 shows the static I-V characteristics and DC bias 
voltage dependency of terminal capacitance (C-V 
characteristics) of low-side Q2 in SiC power module. These 
characteristics were measured by curve tracer (Keysight, 
B1505A) at room temperature. The on-resistance 𝑅𝑜𝑛  is 
identified as 12 mΩ at  𝐼𝑑 = 80 A from 𝐼𝑑-𝑉𝑑𝑠 characteristics for  
𝑉𝑔𝑠 =18 V as shown in Fig. 2 (a). The threshold gate voltage is 
identified as 𝑉𝑡ℎ= 5.7 V from 𝐼𝑑-𝑉𝑔𝑠 characteristics for  𝑉𝑑𝑠 =1 
V as shown in Fig. 2 (b).  𝐶𝑖𝑠𝑠 = 7.54 nF  , 𝐶𝑜𝑠𝑠 = 562 pF,
and 𝐶𝑟𝑠𝑠 = 191 pF  at 𝑉𝑑𝑠 = 315 V are obtained from C-V 
characteristics in Fig. 2 (c).  There is no noticeable difference in 
these characteristics between both Q1 and Q2. 
 
 
a) 𝐼𝑑 − 𝑉𝑑𝑠 characteristics 
 
b) 𝐼𝑑 − 𝑉𝑔𝑠 characteristics 
 
c) 𝐶𝑖𝑠𝑠, 𝐶𝑜𝑠𝑠, 𝐶𝑟𝑠𝑠 − 𝑉𝑑𝑠 characteristics 
 
Fig. 2.  Static characteristics of SiC power module 
 
B. Development of PEEC model for interconnects of the SiC 
power module   
 3-D solid conductor is divided into a bundle and sequence of 
straight segments for the PEEC method. The charge density 
distribution or the current density distribution is uniform in each 
segment. The electric field 𝑬𝒊𝒏𝒄on a segment is given as follows 
(1), where 𝜎 is the conductivity of the conductor, 𝑱(𝑥, 𝑦, 𝑧, 𝑡) is 
a current density, 𝑨(𝑥, 𝑦, 𝑧, 𝑡)  is a vector potential and 
𝛷(𝑥, 𝑦, 𝑧, 𝑡) is a scalar potential [11]. 
 






+ ∇𝛷(𝑥, 𝑦, 𝑧, 𝑡)    (1) 
 
 
Fig. 3.  Studied equivalent circuit model of based on PEEC method 
 
 
Fig. 4.  Conductor placement of PEEC 
 
 The second term is an inductive component, and the partial 
inductance 𝐿𝑠𝑔𝑚 is obtained by (2). Here, 𝑎𝑘  and 𝑎𝑚  denote the 
cross areas of the segment 𝑘  and m. 𝜇  is permeability of the 
segment. 𝑑𝒍𝒌 and 𝑑𝒍𝒎  are vectors of different elements, 
and 𝑏𝑘, 𝑐𝑘, 𝑏𝑚, 𝑐𝑚 denote the start point and the end point of the 
segment. 𝑟𝑘𝑚  is distance between elements 𝑑𝒍𝒎 𝑑𝑎𝑚  and 
𝑑𝒍𝒌 𝑑𝑎𝑘. 𝑘 = 𝑚 gives partial self-inductance, and 𝑘 ≠ 𝑚  gives 



















  (2) 
 
 The current distribution in bundled conductor for high 
frequency range is non-uniform due to skin effect. Therefore, 
the cross-section of each segment should be divided into a 
filament [12]. The thickness ℎ𝑓𝑖𝑙  of filament near the surface of 
conductor is needed to be less than half the skin depth δ given 
by (3). The skin depth  𝛿  is 6.6 μm for 𝑓 = 100 MHz, 𝜎 =
5.8 × 107 S/m, and 𝜇 = 𝜇0 = 4𝜋 × 10
−7 H/m.  The segment 
thickness ℎ𝑓𝑖𝑙  was also determined less than 3.3 μm. 
          𝛿 =
1
√𝜋𝑓𝜎𝜇
                              (3) 
 
 
Fig. 5.  Oscillation current loop in DC-DC buck converter 
 
 
Fig. 6.  Impedance measurement of SiC power module  
 
 This report studies parasitic inductance of 3-D structure 
wiring for the tested SiC power module with embedded DC-link 
capacitor. Fig. 3 shows the developed PEEC model of tested SiC 
power module. Fig. 4 depicts the conductor placement of tested 
SiC power module. Fig. 5 shows parasitic inductance  𝐿𝑡𝑟𝑎𝑐𝑒1, 
𝐿𝑡𝑟𝑎𝑐𝑒2 , and 𝐿𝑡𝑟𝑎𝑐𝑒3   related to ringing oscillation. They are   
𝐿𝑡𝑟𝑎𝑐𝑒1  via P-Q1-Q2-N path, 𝐿𝑡𝑟𝑎𝑐𝑒2  via DC-link capacitor - 
FET path, and 𝐿𝑡𝑟𝑎𝑐𝑒3 via  P-DC-link capacitor - N path. These 
values are calculated for PEEC model.  
 The self-inductance of 𝐿𝑡𝑟𝑎𝑐𝑒1, 𝐿𝑡𝑟𝑎𝑐𝑒2 , and 𝐿𝑡𝑟𝑎𝑐𝑒3 
calculated for PEEC model are 15.4 nH, 5.2 nH, and 19.1 nH, 
respectively. 𝐿𝑡𝑟𝑎𝑐𝑒1 and 𝐿𝑡𝑟𝑎𝑐𝑒2  including the mutual  EM 
coupling inductance are different from the ones of not including 
the mutual EM coupling by 3 nH in TABLE I. This indicates 
that the magnetic flux cancellation shown in Fig. 1 (b) is 
effective for lowering parasitic inductance. In this power module, 
an effective loop inductance can be reduced by about 50% with 
incorporating a DC-link capacitor in the SiC power module even 
though the loop include the ESL (below 2.0 nH) in it. 
 
 
Fig. 7.  Electromagnetic analysis by FEM 
 
   
Fig. 8.  Frequency characteristic of resistance and inductance in Trace1 
 
TABLE I. 
Measurement and simulation results of  








Measurement 15.5 --- --- 
FEM 15.4 4.2 17.8 
PEEC 
 (self inductance only) 
19.8 8.4 19.2 
PEEC  
(mutual coupling include) 
15.4 5.2 19.1 
 
 𝐿𝑡𝑟𝑎𝑐𝑒1 was identified from the frequency characteristics of 
impedance measured by impedance analyzer (Keysight 
E4990A) in Fig. 6, for the power module whose Q1 and Q2 are 
shorted. 𝐿𝑡𝑟𝑎𝑐𝑒2  and 𝐿𝑡𝑟𝑎𝑐𝑒3  could not be measured directly. 
These self-inductance are also calculated by FEM (EMPro, 
Keysight) as shown in Fig. 7. TABLE I shows measurement and 
calculation results of these self-inductance. The frequency 
characteristics of resistance and inductance in Trace1 is shown 
in Fig. 8. It was confirmed that the value calculated by the PEEC 
method matched well with the measurement and the FEM 
results.  
 
Fig. 9.  Measurement system for switching test and conducted EMI 
 
 
Fig. 10.  Circuit analysis diagram for DC-DC buck converter 
 
III. CIRCUIT ANALYSIS OF TRANSIENT RESPONSE IN SWITCHING 
OPERATION FOR DC-DC BUCK CONVERTER 
A. Operating Condition of DC-DC Buck Converter 
 Fig.9 shows measurement setup for capturing switching 
transient response of the tested SiC power module in the DC-
DC buck converter (Fig. 5). The tested conditions are as follows;  
input DC voltage 𝑉𝑖𝑛 = 315 V, output DC voltage 𝑉𝑜𝑢𝑡 = 150 V, 
resistive load 𝑅𝑜𝑢𝑡  =50 Ω , duty ratio 0.4762, and switching 
frequency 𝑓𝑠𝑤 = 50 kHz. PCB wiring inductance is 37.4 nH, 
ESL of input capacitor  is 18.4 nH.  From Fig.1 (b), the parasitic 
capacitance resulting from the insulating layer (SiN) in the 
tested SiC power module is obtained by (4). Here, S is parallel 
plates of area, d is separation distance and  is the dielectric 
permittivity. The capacitance for the insulating layer (SiN)  is 
180 pF.  
 
    𝐶 =
𝑆
𝑑
       (4) 
 
 The developed PEEC model is applied to the circuit analysis 
in Fig.10. The applied PEEC model incorporated the device 
model of SiC MOSFET [13]. Keysight Advanced Design 




Fig. 11.  Switching characteristics of the SiC power module 
 
B. Circuit Analysis of Transient Response in Switching 
Operation 
 As shown in Fig. 9, the voltages 𝑉𝑔𝑠  , 𝑉𝑑𝑠 of Q1, Q2 and the 
current 𝐼𝑁 through the module N terminal were measured. The 
transient response for Q2 turn-off operation is evaluated in this 
section. Fig. 11 shows measurement and simulated results of 
time response of voltage and current in the tested  SiC power 
module. The simulation results agree with  the measurement 
results. The surge voltage is reduced 24 V for 𝐶𝐷𝐶𝑙𝑖𝑛𝑘 = 10 nF, 
and is reduced 46 V for 𝐶𝐷𝐶𝑙𝑖𝑛𝑘 = 33 nF , respectively. The 
resonant frequency for Loop1 is identified as  24.5 MHz  in Fig.5. 
The resonant frequency for Loop3 is  3.05 MHz or 5.65 MHz. 
The damping of ringing oscillation for Loop2 is less than Loop1. 
The resonance frequency for Loop2 is expected to be 80 MHz 
for 𝐶𝑜𝑠𝑠 of SiC MOSFET and the inductance of Loop2, but it is 
too attenuated to be visible. 
 
Fig. 12. Circuit configuration of LISN 
 
 
Fig. 13.   Measurement and simulated results 
 of common mode conducted EMI 
 
Fig. 14.   Measurement and simulated results 
 of differential mode conducted EMI 
 
IV. CONDUCTED EMI MODELING 
 The DC power supply lines of DC-DC buck converter are 
connected two Line Impedance Stabilization Networks (LISNs) 
as shown in Fig.12.  LISN is used to measure the power supply 
line to ground voltage 𝑉𝑎 and 𝑉𝑏. Conducted EMI is classified 
into Differential Mode (DM) and Common Mode (CM) by the 
difference of the propagation mode. The line to ground voltage 
𝑉𝑎 and 𝑉𝑏 are decomposed into common and differential mode 
as (5). 𝑉𝐶𝑀 and 𝑉𝐷𝑀 are measured by using CM/DM switch 
(Schwarzbeck, CMDM8700).  
               𝑉𝐷𝑀 =
1
2
(𝑉𝑎 − 𝑉𝑏), 𝑉𝐶𝑀 =
1
2
(𝑉𝑎 + 𝑉𝑏)            (5) 
 
 Fig.9 shows measurement setup of conducted EMI for the 
tested DC-DC converter without embbeded DC-link capacitor. 
Then, frequency spectrum of conducted EMI measured by the 
EMI test receiver (ROHDE & SCHWARZ, ESR7) with the V-
type LISN (Solar Electronics, 9867-5-TS-50-N) in the shielded 
room. Fig.13 and Fig.14 show frequency spectrum of common 
 
mode (CM) and differential mode (DM) conducted EMI. The 
both frequency spectrum has peaks at odd integer multiples of 
the switching frequency and at the ringing frequency. The 
superiority of CM or DM conducted EMI  changes with the 
frequency. At switching frequency (50 kHz), DM conducted 
EMI is 93 dBμV, while CM conducted EMI is 75 dBμV. In MHz 
band, DM conducted EMI is from 70 to 80 dBμV, while CM 
conducted EMI is almost 100 dBμV.  
 The frequency spectrums were calculated by the circuit 
analysis with the developed PEEC model. The calculated results 
corresponds with the measurement within 5 dB in the wide 
frequency range in both mode. However, there is 20 dB 
difference around 100 MHz. The measurement system length 
(above 1 m) is not negligible compared with the 1/4 wavelength 
of the target signal at the frequency of 100 MHz (75 cm). For 
this reason, the noise level between the measurement and the 
calculation is mismatched. 
 
V. CONCLUSION 
 This paper developed the PEEC model of SiC power module 
with 3-D wiring structure. The parasitic inductance via P-Q1-Q2 
-N path calculated from the PEEC model corresponds well with 
the measured result. The calculated results of transient response 
in switching operation and conducted EMI using PEEC model 
also coinsides, this approach makes it possible to characterize 
conducted EMI of power conversion circuit with SiC power 
module and is applicable to the EMC design of the high-power 
converter. The accuracy of conducted EMI prediction will be 
further improved, in the future research, and it will be studied on 
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